build(deps): bump cv-frontend-vue from 4d6aa18 to 79ec233
#6012
+1
−1
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Bumps [cv-frontend-vue](https://github.com/CircuitVerse/cv-frontend-vue) from `4d6aa18` to `79ec233`. - [Commits](CircuitVerse/cv-frontend-vue@4d6aa18...79ec233) --- updated-dependencies: - dependency-name: cv-frontend-vue dependency-version: 79ec233de7547924a0121f4a6ed51af70c7e1fad dependency-type: direct:production ... Signed-off-by: dependabot[bot] <support@github.com>
|
Important Review skippedBot user detected. To trigger a single review, invoke the You can disable this status message by setting the Comment |
aryanndwi123
approved these changes
Sep 8, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Bumps cv-frontend-vue from
4d6aa18to79ec233.Commits
79ec233Added verilog module for Force Gate (#609)4946da3Added the Verilog Module for D-latch (#594)68588a7Added Verilog Module for SR flip flop (#592)2ce910cAdded Verilog module for JK flip flop (#591)8757281Made the verilog module consistent with the Circuit simulation logic (#619)c2c685cFixed logic for Verilog Code of Adder (#645)1e50079feat: Added verilog terminal (#640)022fda9Revamping the verilog code editor - 01 (#628)7b1f11fchore: Sync src to v0/src and v1/src (#599)8d8ca00Functionality to Remove Test Cases, Inputs, and Outputs in Test Bench Panel (...Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting
@dependabot rebase.Dependabot commands and options
You can trigger Dependabot actions by commenting on this PR:
@dependabot rebasewill rebase this PR@dependabot recreatewill recreate this PR, overwriting any edits that have been made to it@dependabot mergewill merge this PR after your CI passes on it@dependabot squash and mergewill squash and merge this PR after your CI passes on it@dependabot cancel mergewill cancel a previously requested merge and block automerging@dependabot reopenwill reopen this PR if it is closed@dependabot closewill close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually@dependabot show <dependency name> ignore conditionswill show all of the ignore conditions of the specified dependency@dependabot ignore this major versionwill close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this minor versionwill close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this dependencywill close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)